Abstract-The performance of current and voltage regulators during transients and steady-state is of primary concern for power converters intended for stand-alone applications. Dynamics performance and command tracking capability are enhanced by actively decoupling the controlled states variables. To further widen the current loop bandwidth while still preserving a well-damped system a lead compensator structure on the forward loop is proposed. A 3 kHz bandwidth with 0.707 damping factor is achieved for the inner current controller. Accordingly, also the voltage regulator bandwidth can be widen, thus requiring even more a proper anti-wind up scheme to avoid saturation of the integral term during demanding transients. Lab-tests are performed in accordance with standards imposed to uninterruptible power supplies, verifying the theoretical analysis.
I. INTRODUCTION
Several energy systems configurations require the use of electronic power converters to meet strict requirements in terms of dynamic performance and power quality. Uninterruptible power supplies (UPS) usually operate gridconnected during normal working conditions. In general, a diode rectifier section is responsible to invert the AC voltage from the power grid, followed by a pulse-width modulated (PWM) inverter which supplies the loads according to specific requirements. In case of power grid failure, an energy storage system is used as a back-up DC source for the PWM inverter to guarantee continuity of supply and safe of operation [1] . Recently, the microgrid concept has been proposed by several researcher [2] , [3] . A microgrid is a cluster of loads and distributed energy sources within defined electrical boundaries that acts as a single controllable entity with respect to the grid. It can connect and disconnect from the main grid being able to operate in both grid-connected or stand-alone mode [4] . This definition well applies also to distributed UPS systems, which can be either grid-connected or in island mode.
With reference to the PWM inverter section, the voltage source inverter usually consists of an inner current loop and an outer voltage regulator. The inductor current and capacitor voltage can be chosen as controlled states. As recently proved in [5] , the decoupling of the controlled states provides a better system dynamics and command tracking capability. However, in digital implementations, system delays limit the performance of feedback decoupling and hence, the achievable bandwidth.
With the advent of fully-digital controlled PWM inverter, several advantages can be recognized. Compared to analog controllers, digital regulators offer the possibility of implementing nonlinear and complex control algorithms, reduction of the number of control components, high reliability, versatility and programmability, low sensitivity to components aging, negligible offsets and thermal drifts [6] , [7] . On the other hand, digital regulators have the wellknown drawback represented by limitation in the attainable control bandwidth, mainly due to computational and PWM delays [8] .
This paper is organized as follows. In Section II a review of the main PWM techniques is carried out, with focus on the delays introduced by a fully-digital implementation. In Section III the system analyzed is described introducing a block diagram representation. In Section IV the current regulator is designed in the discrete-time domain together with the lead compensator to achieve a wider bandwidth. In Section V the voltage regulator tuning is performed by means of the Nyquist criterion. The design of an anti-wind up scheme is also investigated. Finally, in Section V lab-test experimental results are shown to support the theoretical analysis.
II. COMPUTATIONAL AND PWM DELAYS
Although many authors proposed different modulation strategies, two main techniques can be identified, named naturally sampled and regular sampled PWM. Specifically, naturally sampled PWM, usually employed in analog controllers, allows to compare a reference continuously time varying sinusoidal signal with a high-frequency carrier [9] . On the other hand, regular sampled PWM is usually used in digital implementations. This technique refers to the switching at the intersection between a regularly sampled reference waveform and a high-frequency carrier. Two main control schemes can be implemented, referred to as symmetrical/single update and asymmetrical/double update sampling. With reference to Fig. 1 , for a triangular symmetrical carrier and regular sampled symmetrical PWM, a phase delay respect to the continuous reference waveform is introduced by the modulator because of the sampling process. This is equal to half of the carrier interval and referred to as PWM delay. An additional time delay occurs between the sampling instant and the application of the pulse signals related to the calculated control law, equal to one sampling period. This is usually referred to as computational delay.
In case of regular sampled asymmetrical PWM, the modulating wave is sampled every half carrier-cycle instant, corresponding to the positive and negative peaks of the triangular wave. Both the computational and PWM delays are halved compared to symmetrical sampling.
In this work regular sampled symmetrical PWM is considered for analysis and lab-test implementation. III. SYSTEM DESCRIPTION With reference to Fig. 2 , a three-phase three-wire PWM inverter is considered. The diode rectifier section is neglected along with the energy storage system. Accordingly, only the inverter section starting from the DC link is modelled. At the output of the power converter an LC filter is adopted to reduce the ripple components on the inductor current and attempt to provide a sinusoidal voltage to the load. Two main control loops in cascade can be recognized, the current ( ) and voltage ( ) regulators [10] . The three-phase inductor current and capacitor voltage are sampled synchronously with the positive/negative peaks of a symmetrical triangular carrier and transformed to the αβ-stationary reference frame via a Clarke transformation, i.e. and . A reference generator provides a bi-phase reference sinusoidal capacitor voltage * . The bi-phase reference inductor current * is thus provided by the outer voltage loop.
The design of the regulators must be performed in the discrete-time domain, thus it is convenient to model the system directly in the z-domain, as can be seen from the closed-loop diagram in Fig. 3 . It is worth to notice the controlled states, i.e. and , are naturally crosscoupled.
( ) is the TF associated to the decoupling of the controlled states. Since regular sampled symmetrical sampling PWM is used, the computational delay accounts for a unit sample period, i.e. −1 . The sample and hold effect can be effectively modelled by a latch interface, which accounts for a delay of half the sampling period. This is a direct consequence of the symmetrical PWM modulation. In a cascade configuration, the innermost loop is designed first, i.e. the current regulator. The system parameters used for analysis are shown in Table I . 
A. Discrete-time domain modelling
Assuming the decoupling of the controlled states is performed ideally, i.e.
( ) is designed to as to compensate system delays, the current loop only of Fig. 3 simplifies to the block diagram in Fig. 4 . A P controller is considered as current regulator and the physical plant simplifies to an RL load. The latch effect is embedded in the TF used to model the RL load. It can be stated there is a limitation in the gain to achieve a well-damped system. The main responsible is identified in computational and PWM delays. Only the variable can change the location of the two poles, thus direct pole assignment in the unit circle is not possible. In order to achieve a damping factor of = 0.662 the proportional gain is = 6.42, as reported in Table II . A possible solution to widen the bandwidth while still preserving a well-damped behavior is to properly design a lead compensator on the forward path, as shown in Fig. 6 [8] . The closed-loop TF thus becomes
The following relationship must be satisfied Solving the system leads to
According to the design requirements = 2 3000 / and = 0.707, the location of the closedloop poles is 1,2 = 0.0632 ± 0.254. The lead compensator is = 0.868, being = 16.82, as reported in Table II . With reference to the root locus in Fig. 7 , the poles are closer the center of the unit circle, which implies the dynamics is improved. Therefore, the proposed technique provides a wider bandwidth for almost the same damping factor. 
V. VOLTAGE REGULATOR DESIGN
To properly track AC signals PR controllers have been demonstrated to be effective. PR controllers with a leading angle compensator structure are used as voltage regulator. As the bandwidth of the current regulator is enhanced by means of the lead compensator structure, the voltage regulator bandwidth can be widen as well. To this extent, the proportional gain is designed to achieve 300 Hz of bandwidth. The design criterion is based on [5] . The aim is to set the PR regulators at fundamental, 5 th and 7 th harmonics such that the trajectories of the open loop system on the Nyquist diagram guarantee a sensitivity peak 1/ lower than a threshold value, set to = 0.4 in this work. The voltage regulator parameters are shown in Table III . The Nyquist diagram with the harmonic compensators at fundamental, 5 th and 7 th harmonics is shown in Fig. 8 . The sensitivity peak is lower than 0.4, i.e. > 0.4, thus fulfilling the design requirements. As the voltage regulator dynamics is enhanced, an antiwind up (AWU) scheme is even more important. Saturation of the integral term, which could arise during demanding transients, must be avoided. To this purpose the AWU structure in Fig. 9 is implemented [10] . No integral action is used for the current loop, thus the AWU scheme is applied to the voltage regulator only. Fig. 9 Anti-wind up scheme based on [10] In the AWU structure of Fig. 9 three main elements can be recognized: the controller TF ( ), a term on the forward path ∞ and a saturation block which bounds the output signal between <̂( ) < during normal conditions. The requirements for implementation are ( ) should be biproper and minimum phase [10] . It is thus possible to split ( ) as
being ̅ ( ) a strictly proper TF. PR controllers satisfy these conditions. In particular, the proportional gain is assigned to ∞ and the resonant term to ̅ ( ).
During normal working conditions, the closed-loop TF within the dotted line in Fig. 10 is equal to ( ) . During saturation the input to the controller states is bounded.
The AWU scheme is implemented in a fully-digital controller, thus requiring the use of a proper discretization method. In general, during normal operation, the controller takes the form in Fig. 10 . If 0 ≠ 0, an algebraic loop arises. This is a direct consequent of the discretization method used for ̅ ( ).
= 0 , thus avoiding the algebraic loop. However, the performance of the voltage controller is degraded if FE is used [11] since zero steady-state error is not achieved. This can be seen in Fig. 11 , where it can be seen the frequency response of the controller discretized with these methods. The gain at resonant frequency is no more infinite if FE is used as discretization method. Fig. 11 Frequency response of the resonant controller using ZOH, ZPM and FE
VI. EXPERIMENTAL RESULTS
The theoretical analysis is validated performing lab-tests with a 2.2 kVA hard switched IGBTs power converter belonging to Danfoss VLT® AutomationDrive. The input rectifier section of the power module along with the DC link capacitance has been replaced by a DC power supply (TopCon TC.GSS). High-bandwidth closed-loop LEM sensors are used as voltage and current transducers. The DS1006 Processor Board is used for real-time implementation of software algorithms for power converter control. The same parameters of Table I are used to perform the lab-tests. All the tests have been performed decoupling the controlled states. To compare system dynamics in case a P controller with/without lead compensator is used, a step change of the inductor current is performed. Without lead compensator (see Fig. 4 ), the current response is not well-damped as is increased [see Fig. 12(a) ]. With reference to Fig. 12(b) the step response is even less damped and with more oscillations as is increased up to 11.56. It is clear that the bandwidth is limited and this is mainly due to system delays.
The response is still well-damped if just a P controller for the same value along with the lead compensator structure in Fig. 6 is implemented. The step response for = 6000 / , corresponding to = 16.82 , is less oscillatory, as can be seen in Fig. 13 . To evaluate the performance of the overall system, PR controllers with the AWU scheme are implemented as voltage regulator. A P controller is used for current control along with the lead compensator structure. The nonlinear load used to perform the tests is a diode bridge rectifier with an LC output filter supplying a resistive load. This latter is set such that the power converter provides the same RMS phase current with rated linear load. The main parameters of the nonlinear load are reported in Table I . 
VII. CONCLUSIONS
An active control action based on the decoupling of the controlled states has demonstrated to provide better dynamics of power converters for stand-alone applications. To enhance the current regulator dynamics, a lead compensator structure in the forward path is implemented. Its feasibility to widen the bandwidth while still preserving a well-damped system has been demonstrated via root locus analysis and experimental tests based on step response. The improvement of the current regulator allows to widen the the voltage loop bandwidth as well. As the bandwidth of the voltage loop is widening, an anti-wind up scheme is even more needed to avoid saturation of the integral term during demanding transients. The proposed design in the discretetime domain avoids algebraic loops, which could arise depending on the discretization method. Experimental tests in accordance with IEC 62040-3 standard for UPS systems are performed to evaluate the voltage deviation during full rated linear and nonlinear step load changes.
